Treating Constraints as Components: An Experiment in User Control

Dr Carl Seger Senior Principal Engineer Intel Corporation Nov. 10, 2011




Outline

- Background & Motivation
- Integrated Design and Verification System
- Property Handling in IDV
- Examples of Transformations using Properties
- Larger Design Example
- Conclusions & Future Work

Motivation




The Design Process at 10,000 ft




MAS: Micro-Architecture Specification RTL: Register-Transfer Language

This is the theory...

In Practice....



Validation



How to: 1) check we captured what we wanted 2) check that we did not make a mistake along the way


What Needs to be Validated?


- Functionality
- Performance
- Power & Thermal
- Physical form
- Documentation
- Reliability


 \bigcirc

. . .

Testing procedure









Logic Validation Brick Wall

<u>Too many pre-Si bugs!</u>







Simulation less efficient



Verification killing schedules



Validation is now limiting new features.



Without major breakthroughs, verification will be a non-scalable, show-stopping barrier to further progress in the semiconductor industry

THE INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS: 2005/6

Integrated Design & Verification



Two Classes of Bugs:

Specification bugs


- "What" is captured incorrectly
 - Unintended interactions
 - Deadlocks & Livelocks


Implementation bugs

- "How" is captured incorrectly
 - Incorrect optimization of algorithm
 - Misunderstanding of algorithm
 - Bug "fix" with unintended effects

Note:

- The more abstract the specification is, the more implementation bugs (and vice versa).
- Anecdotal evidence indicate that the more abstract specification, the fewer total bugs







Real problem:

How to go from:


ma15_0 = i32 ? ina_int[15:0] : (flt ? ina_float[15:0] : ina_int[15:0]); mb15_0 = i32 ? inb2_i32[15:0] : (flt ? inb2_float[15:0] : inb2_i16[15:0]);




wire unsigned [16] iprod1_lower = (ma2 * mb002); wire unsigned [17] iprod1_mid = (ma133 * mb202) + (ma2 * mb113); wire unsigned [16] iprod1_upper = (ma233 * mb231); iprod1 = iprod1_lower + iprod1_mid[16:0] * 9'h100 + iprod1_upper * 17'h10000;



Today's Approach





Design in IDV

- Since IDV bridges HLM to symbolic layout, design activities inside IDV occur at several levels:
- High-level algorithmic refinements, e.g.
 - change an algorithm from "simple to write and validate" to an algorithm that "can be implemented efficiently in silicon"
- Mid-level (implementation) refinements, e.g.
 - change an "a+b" component to an efficient (power/area/timing) gate implementation
- Low-level (physical) refinements, e.g.
 - placement directives, pre-routes, slope management by buffer insertions and/or mapping to different cells

High-Level Algorithmic Design




Example of Algorithmic Design

 Task: Split a chain of 9 49-bit adders into two chains; one for the higher bits and one for the lower bits


	IDV		
Integrated Design and Verification System		Global Preferences	Close GUI
Design/Circuit Selection H23: mults H24: adder_tree			
1 Back ↓ Forward 🦉 Inward 💱 To end 😫 Quit View: Basic			
Transformation: transf_2131 (#2132)			
	Comment		\square
select all	fl_do_selection select_all		
📲 Group (qqq)	fl_fold_selected_one_inst qqq 0		
Select net PEXLIF_SEL {} {{pprod_0_bprod_ext[48:0]}} {}	fl_set_selection		
-Q split wire into sum of subfields	USER_DEFINED		
			>ia⊈sa£jajat
×			

Step 1: Group adders



Step 2: Insert high-low adder in each input wire

Use FEV to verify e.g. that a[48:0]=a[48:33]*2³³+a[32:0]



19


Step 3: Group high-low splitters

	IDV			
Integrated Design and Verification Syste	m		Global Preferences	Close GUI
Design/Circuit Selection H23: mults H24: adder_tree				
†∄ Back ∔∄ Forward ₩∄ Inward ↓∄ To end 🗰 Quit View: Ba	sic			
Transformation: transf_2131 (#2132)				
Operation	Comment	J		A
Select by name: {draw_split 1} Group (high)		fl_select_all_named {{draw_split 1}} fl_fold_selected_one_inst high 0		_
Select inst PEXLIF_SEL 3 {} {} {}		fl_set_selection		
• • • • • • • • • • • • • • • • • • •		fl unfold selected		
· · · · · · · · · · · · · · · · · · ·				
A B C	D E	F G		
	N # ANON (048:01			
_pprad_U_bprad_oxt[48:0]	J2_JE_ANON0[48:0]			
_ppra_d_2_bprad_oxt[48:0] perad_2_berad_ext[48:0]	13 of ANON 0748:01 14 of ANON 0748:01			
_pprod_4_bprod_oxt[48:0] pprod_oxt[48:0]	15_rEANON_0[48:0]	Us rid ANON 0[480] . 10 sered 2 band ext[480]		
_p pro d_6_bp rod_o xt[48:0]	17 F ANON 0148:01	US_rid_ANON_0[48:0] . 10_pprod_3_bprod_0xt[48:0]	ggg	
_ppra d_7_bprad_oxt[48:0] porad_oxt[48:0]	F ANDN 0[480]	U2_mid_ANON_0(48:0) + 10_pprodstyle="body: 5.5em;	nd_0_bpmd_oxt[480]	
high	M_mid_ANON_0[48:0]		nd 2 bornd ext[480]	
pprod_t_bprod_oxt[48:0]	/2_mid_ANON_0[48:0]	US_prid_ANON_0[48:0] . 10_pred_0_bpmd_oxt[48:0] . 10_pr	nd_3_bpmd_oxt[480] nd_4_bornd_oxt[480]	6 x3 2_h iqh [48 :
pprod_3_bprod_oxt[48:0]	J4_mid_ANON_0[48:0]		nd 5 bernd ext[480] nd 6 bernd ext[480]	
	15_mid_ANON_0[48:0]		nd 7 bomd extf4807	
	J7_mid_ANON_0[48:0]	mid ANON 0(480) 0_pprod_%_bpmd_oxt[480] 0_pprod_%_bpmd_oxt[480]	ad_8_bprad_oxt[480]	
	sid_ANON_0[48:0]	U3 mid ANON 0[48:0] U3 mid ANON 0[48:0] U3 mid ANON 0[48:0]		
2_convt_and_corries[48:0]				
			adder_tree	
			22 Mar 2006 22:44 Page 1 o	f 1
A B C	DE	F G	H	
4				

Step 4: Unfold adders and using associativity transform, make tree into single left-spine of adders


Integrated Design and Verification System Good Preferences Good GU Design(Crout Selection H23:multiple text subjective H23:multiple text subjective H23:multiple text subjective 1 Back 14 Forward % Invertige Dependence Connective Forward % Invertige Forward % Invertige Select inst FEXIF_SEL () (0 0 Invertige Invertige Select PEXIF_SEL () (0 0 Invertige Select Invertige Select PEXIF_SEL () (0 0 Invertige Invertige Select PEXIF_SEL () (0 0 Invertige Invertige Select PEXIF_SEL () (0 0 Invertige 	ID	V		
1 Back 1 Forward 1 To end Quit Wew: Basic Transformation: transf12131 (#2132) Operation Comment Image: Com	Integrated Design and Verification System		Global Preferences	Close GUI
Transformation: transf_2131 (#2132) Operation Comment	Design/Circuit Selection H23: mults H24: adder_tree			
Transformation: transf_2131 (#2132) Operation Comment	1 Back ↓ Forward ♥ Inward 1 To end 🗱 Quit View: Basic			
Image: Select inst PEXLIF_SEL 3 {) {} {} {} {} {} {} {} {} {} {} {} {} {}	Transformation: transf_2131 (#2132)			
Image: Construction of the system of the				
Image: Big Select PEXLIF_SEL () {{U3_mid_ANON_0[48:0]} {mid_ANON_0[48:0]} {U8_mid_ANO I_set_selection				
		USER_DEFINED		
		fl_set_selection		

Step 5: Use FEV to verify the small transformation (swap arguments):




Step 6: Let IDV repeatedly apply this transformation to yield*:

Where green is high-bits, purple is low-bits and yellow is merge-addition



* Somewhat simplified. Some extra "guidance" is needed to create the desired result.

Step 7: Finally group the different pieces to get:




Mid-Level Design




Mid-Level Design in IDV

Problem: Subtraction and negation in series!



Step 1: Make new design and FEV immediately against spec.



Step 2: Design one subtractor from adder and find-and-replace to find every occurrence

		IDV	
Integrated Design and Verification	n System		Global Preferences Close GUI
Design/Circuit Selection L37: fpu_back L38	adder L40: expcomp M42: Extracted		
File Edit View Simulation Selection Structur	al <u>T</u> ransformations <u>PV S</u> DP <u>C</u> ustom Val	ues at time: -1 🚔 waves 🛛 Refineme	nt direction: 📕 🚹 Comments Save 🗙
Label Group Ungroup Repla	ce Synthesize Synth/Remove wire	Retime fwd Retime back Duplicate	Merge Pv Flow Undo Redo
Α	В		
A			
L2P_EXP_294564[8:0]			shiftby_lsb0_exp diff_[8]
			Extracted
		23 Mar 2006 00:28	Page 1 of 1
A		С	D
	1		

×

Step 3: Get a suitable adder candidate from library (speed, power, area, ...) and use find-and-replace again

F						IDV							-
Integra	ted Desigi	n and Veri	fication Sys	tem							Globa	l Preferences	Close GU
Design/Cin	cuit Selection	L37: fpu_bac	k L38: adder	L40: expcomp	M42: Extracted]							
<u>F</u> ile <u>E</u> dit	<u>V</u> iew Si <u>m</u> ulati	on <u>S</u> election	<u>S</u> tructural <u>T</u> rans	sformations <u>P</u> V	<u>S</u> DP <u>C</u> ustom	Values at	time: 🛛 🛔	waves	Refinemen	nt direction: 📘	1	Comments	Save >
Label	Group	Ungroup	F		Repla	ace			plicate	Merge	Pv Flow	Undo	Redo
					Choose replac	cement design							
			Kogge-Stone a Kogge-Stone a Kogge-Stone a Kogge-Stone a (/home/cseger/	dder 326 ps -1 m dder 419 ps -1 m dder 510 ps -1 m dder 582 ps -1 m Pilot/multiplier/Dl	1W 931 mu^2 #5077 1W 849 mu^2 #5076 1W 501 mu^2 #5081 1W 501 mu^2 #5081 1W 491 mu^2 #5084 B_mut_props) add	5 8 1 4 4_assoc_10 #91	Order Sort by	View / Date					
L2P_EXP	A _294564[8:0]	≻-┏-	(nomercsegerr	riot/muitipiler/Di	B_addition_propert	ues) a+b == b+a	🔲 Replace	natching e dangling outputs e N					
L2P_EXP.	_294565[8:0]	>	Keep folded Replace Once	after replacemen		atedly Find and R	eplace Ca	ancel		▶ ⁸	──> shiftby	_lsb0_expdiff_	[8]
			τ	-			+		7:0		> shiftby	_lsb0_shift_ful	J_[7:0]
									E	Extracte	d		
								23 Mar 200	06 00:31		Pag	ge 1 of 1	


Step 4: Use pocket-synthesis to implement remaining logic

	🖃 Refinement Transform for window 42 (.idv_gui.notebook.nbframe.page39.f.c.synthesis) 🛛 🖓	[
Integrated Design and '	Refinement Transform Cancel	Global Prefe	erences Close GU
Design/Circuit Selection L37: fp	Before		
<u>File Edit V</u> iew Si <u>m</u> ulation <u>S</u> elec	Name: View Export	1 Com	ments Save X
Label Group Ungrou	After	Pv Flow	Undo Redo
	Name: tmp_1068 View Import Visual Edit Templates Textual Edit		7
	Synthesis		
	LDS LDS Options PC Don't Care Rewrites		
	Export Filter: Mappers: Scripts:		
	Standard Import Filter: Ids_bdm A alg-mfs-delay A synthesize		
	Standard mfs algebraic		
A	Synth N rugged Interactive alg-abc-delay		F
L2P_EXP_294564[8:0]	alg-abc-area		·
	abc-area Do Batch		y_lsb0_expdiff_[8]
1 É	Verification		y_lsb0_shift_full_(7:0)
L2P_EXP_294565[8:0]	Engine Verification options	- Stills	y_isbo_srint_ruit_r.oj
_			
т т	↓ Symbolic Simulation ↓ Symbolic Simulation		
	SAT Saturation limit 2 Backtrack limit: 2		
		tracted	
A		Paj	ge 1 of 1
^	SEQVER Clockname: clk Time-out: 120 Counter Ex.		
	Transformation		
	Name: transf_5087		
	🔲 Keep folded after replacement		
	Replace Once Find and Replace Repeatedly Find and Replace Cancel		
1mport_reter	Error messages	1	
db_open_rdonly "/home/csege import_refer			


Step 5: and run FEV on the result before using it inside IDV

	🖃 Refinement Transform for window 42 (.idv_gui.notebook.nbframe.page39.f.c.synthesis) 🛛 🗐	- I
Integrated Design and	Refinement Transform Cancel	Global Preferences Close GU
Design/Circuit Selection L37: fj	Before	
<u>F</u> ile <u>E</u> dit <u>V</u> iew Si <u>m</u> ulation <u>S</u> ele	c Name: View Export	1 Comments Save X
Label Group Ungro	4 After	Pv Flow Undo Redo
	Name: tmp_1068 View Import Visual Edit Templates Textual Edit	l l
	Synthesis	
	LDS LDS Options PC Don't Care Rewrites	
	Export Filter: Mappers: Scripts:	
	Standard Ids_bdm Alg-mfs-delay Alg-mfs-delay Import Filter: Ids_bdm_w_choice Essential Synthesize	
	Standard <u><u>t</u> nomap mfs algebraic</u>	
A	Synth N rugged alg-abc-delay interactive	F
L2P_EXP_294564[8:0]	alg-abc-area abc-delay Do Batch	
	abc-area	
τ	Verification	shiftby_lsb0_shift_full_(7:0)
L2P_EXP_294565[8:0]	Engine Verification options	
	Scalar Simulation	
т	◆ Symbolic Simulation Patterns: 1000 State Relation	
	SAT Saturation limit 2 Backtrack limit: 2	
	SBDD Variable Order ■ Dynamic ordering Verify	tracted
A		Page 1 of 1
<u></u>	SEQVER Clockname: clk Time-out: 120	
	Transformation	
	Name: transf_5087	
	🔟 Keep folded after replacement	
	Replace Once Find and Replace Repeatedly Find and Replace Cancel	
1mport_rete	Error messages Save this transformation and replace before with after circuit	
db_open_rdonly "/home/cseg import_refe		

This yields




Step 6: Perform constant propagation yielding



Step 7: Size the cells based on timing/power/area requirements.

	🖃 LR Sizer (attached to canvas .idv_gui.notebook.nbframe.page39.f.c) (clock period 450 ps) 🛛 🖓	1	
Integrated Design and Verif	View TA View BigTA View Slopes View Mu View Histo View Trajectory Incremental Backannotate Quit	Global Preferences	Close GU
Design/Circuit Selection L37: fpu_back	Text Slacks Area		
File Edit View Simulation Selection S	Net/Pin Dir Slack Arrival Gate Wire Driving Instance Input Pin Driving Cell X	Comments	Save X
Label Group Ungroup	shiftby_lsb0_shift_full_[7] F -2.0 inst_27	Pv Flow Undo	Redo
	u1_a[2] F 17.4 0.0 0.0 bl2] R 49.5 32.2 0.0 inst 13 a inst 13		
	b[2] R 49.5 32.2 0.0 inst_13 a inst_13		l l
	inst_2/i_anon_7[0] F 91.9 42.4 0.0 inst_2/inst_3 b inst_2/inst_3		
	inst_2/t_anon_6[0] R 162.3 70.4 0.0 inst_2/inst_20 b inst_2/inst_20		
	inst_2/u1_t_anon_6[0] F 218.8 56.5 0.0 inst_2/inst_31 c inst_2/inst_31		
	inst_2/u2_t_anon_2[0] R 279.5 60.7 0.0 inst_2/inst_45 b inst_2/inst_45		
	inst_2/o_anon_2[0] F 307.1 27.6 0.0 inst_2/inst_63 a inst_2/inst_63		
	z[8] F 380.6 73.6 0.0 inst_2/inst_72 b inst_2/inst_72		
	abc_oobb128abc_ccbb R 410.2 29.5 0.0 inst_43 b inst_43		
	shiftby_lsb0_shift_full_[7] F 452.0 41.8 0.0 inst_27 a inst_27		
	shiftby_lsb0_shift_full_[5] F -0.2 inst25		
	shiftby_lsb0_shift_full_[6] F 0.0 inst26		
	shiftby_lsb0_shift_full_[0] R 3.2 inst20	-	
		1	
0			
	K 100-260		
	2		
1			
L2P BX			
2	4 inct_247 2 inct_274 2		
	Tint_251 * int_270		
3			
KI			


Step 8: After converging choose cells according to sizer and the mid-level design phase is over



Low-Level Physical Design



Low-level/Physical Design in IDV




Step 1: Split into bit-slices

Integrated Design and Verification System Global Preference State	ences Close GU
Design/Circuit Selection N74: fpu_back N75: adder N76: logical N77: Extracted	
File Edit View Simulation Selection Structural Transformations PV SDP Qustom Values at time: 1 🚽 waves Refinement direction: 👖 🏠 Comments F	Pop back to 76 🛛 🛪
	Indo Redo


Step 2: Select the private fanin-cone, i.e., logic feeding only this output

IDV I					
Integrated Design and Verification System Global Preferences Global Pr				ferences Close GU	
Design/Circuit Selection N74: fpu_back N75: adder	N76: logical N77: Extracted				
File Edit View Simulation Selection Structural Tran	sformations <u>P</u> V <u>S</u> DP <u>C</u> ustom Values at tir	e: -1 🚔 waves 🛛 🛛 Refinement dire	ction: 🚺 🚹 Comments	Pop back to 76 🛛 🗙	
Label Group Ungroup Replace	Synthesize Synth/Remove wire Ret	ne fwd Retime back Duplicate	Merge Pv Flow	Undo Redo	
		Show original code Add to waveforms Hide Mark Toggle highlight Copy to selection Ren Add Add Add Add Add Ren Ren Ren Ren Ren Ren Ren Ren Ren Ren	first level fanincone to selection fanincone to selection non-latch fanincone to selection private fanincone for selection nove fanincone from selection nove private fanincone from select first level fanoutcone to selection fanoutcone to selection non-latch fanoutcone to selection private fanoutcone to selection nove fanoutcone from selection nove non-latch fanoutcone from selection nove non-latch fanoutcone from selection nove private fanoutcone from selection	lion	


Step 3: Push into the single bit




Step 4: Design one bit slice (both mapping to cells & sizing)



Step 5: Start placing the cells




Step 6: Finish placing the single bit-slice



Step 7: Save transformation and use it in a find-and-replace operation

IDV				
Integrated Design and Verification System	Global Preferences Close GU			
Design/Circuit Selection N74: fpu_back N75: adder N76: logical N77: Extracted N78: Extracted				
Elle Edit View Simulation Selection Structural Transformations PV SDP Qustom Values at time: -1 🚔 waves Refinement direction: 👖 🕇 🛛 C	Comments Pop back to 77			
	Pv Flow Undo Redo			
gui:pop Name pop transformation Transform name: transf_5088 Keep folded after replacement				
Replace Once Fine and Replace Repeatedly Find and Replace Cancel				
A B UP_ERF=003 U	nmands Col:14 Row:0			

Step 8: Place the bit-slices according to output wire name and auto-place the decoder logic.



Property Handling in IDV



Properties

- Taking advantage of properties in the design process is often critical to reach a desired outcome
 - > E.g., complex logic can be drastically simplified if some property is known to hold

Two types of properties:

- Assumptions
 - E.g., "these inputs will always be mutually exclusive"
- Don't cares:
 - E.g., "the result will never be used if the valid bit is false"


Properties are often treated as second class citizens

- Managed in different languages, maintained differently, verified correct/valid only late in the design process, etc.
- Many synthesis tools can only take advantage of "local" properties (if any!)
 - E.g., properties stated/proven several pipe stages away are rarely (ever?) visible/used by synthesis tools.


Assumptions in IDV

- Assumptions are treated exactly the same as hardware components.
 - > An assumption is a finite state machine with some inputs and a "ok" signal.
 - Modeled as a combinational assertion together with some extra latches/flops and logic to create a checker.
 - Assumptions are visualized with the corresponding logic and can be transformed like other components, e.g., they can be:
 - Duplicated
 - Moved in the design hierarchy
 - Retimed either forward or backwards (usual restrictions)
 - Refinement verification both uses and verifies all properties in a spec/imp pair.
- Assumptions come from two main sources:
 - In the original HLM capturing the environment (input assumptions)
 - Implied from up-streams logic
- Assumptions can be added either manually or computed (semi-) automatically


Example




Select Logic Implying Property




Add a Property Manually




Verify the Validity of Property




Replace Originally Selected Logic With Same Logic + Property




Select Property and Click on "Duplicate Logic"




Now Select Property and Click on "Retime Forward"




Result




Now Select New Block and Repeat Complete Process




Result




Finally use Property to Drastically Simplify Design




Final Result



Automation Can Also be Used:




Automatically Computed Property



Where:









Care Properties

- Since IDV uses (qua)ternary logic in refinement verification, output cares are modeled using "tri-state drivers"
 - E.g., output is "X" when care condition is false.
 - As with properties, the basic care component is combinational. Extra circuit is used to create sequential care properties.
- Care properties have two major sources:
 - Initially in the HLM
 - Requires diligence to actually state them!
 - Implied by down-stream logic
 - Written by hand & verified or computed automatically using formal methods.
- Care properties can be added/moved/... like hardware components and the verify tool understands and checks correctness.


Circuit with Explicit Care



Combine Explicit Care with Implied Care (verified!)




Retime Care Backwards




Use Care to Introduce Clock Gating (Sequential FEV)

Implementation HFL RTL LDS VEdit Template: Interface Create HFL HFL file: 30901/sv_ky18109/Extracted.fl Implementation Edit Read HFL Verification Settings Verification	
Transformation Name: transf_54 Apply	nom305h[31:0]


Final Stage Clock Gated



Move Care Backwards Through Combinational Logic




Final Result



Realistic Examples

Integer Execution Unit in Core

- RTL: ~3,000 lines with focus on HOW
- HLM: ~300 lines with focus on WHAT
- Two implementations derived inside IDV
 - 1. To the existing implementation
 - 2. New version using a different algorithm and partitioning
 - New version 20% smaller than original version
- Both versions provably equal to HLM and thus HLM validation was shared.



Graphics Execution Unit

Graphics execution unit HLM -> Placed cells 2k lines of code + 20 pages tables

HLM

ma0 = i32 ? ina_int[7:0] : (flt ? ina_float[7:0] : ina_int[7:0]); mb0 = i32 ? inb2_i32[7:0] : (flt ? inb2_float[7:0] : inb2_i16[7:0]); ma2 = i32 ? ina_int[23:16] : (flt ? ina_float[23:16] : ina_int[24:17]); mb2 = i32 ? 0 : (flt ? inb2_float[23:16] : inb2_i16[23:16]); // kill this ter mb002 = i32 ? inb2_i32[7:0] : (flt ? inb2_float[7:0] : inb2_i16[23:16]); mb202 = i32 ? inb2_i32[7:0] : (flt ? inb2_float[15:8] : inb2_i16[23:26]); mb103 = i32 ? inb2_i32[7:0] : (flt ? inb2_float[15:8] : inb2_i16[31:24]); ma133 = i32 ? inb_i32[32:16] : (flt ? inb2_float[15:8] : inb2_i16[31:24]); ma233 = i32 ? ina_int[31:24] : (flt ? inb2_float[23:16] : ina_int[32:25]); mb231 = i32 ? inb2_i32[15:8] : (flt ? inb2_float[23:16] : ina_i1t[32:25]);

ma15_0 = i32 ? ina_int[15:0] : (flt ? ina_float[15:0] : ina_int[15:0]); mb15_0 = i32 ? inb2_i32[15:0] : (flt ? inb2_float[15:0] : inb2_i16[15:0]);


Final placed result




~120,000 gates Converged to meet timing & area




Design and verification in IDV



High-level specification




New implementation algorithm ideas





Communication Link Between Interconnect and Cache in "Uncore"

Original input buffer 1 designer 12 FUBs 2 RF, 1 CAM EBB In production flow for more than 1 year



Bottom line: During 13 months of design effort, no HLM changes were needed because of implementation considerations.

Conclusions and Future Work

Experience in Handling Properties Like Hardware Components.

- Pros:
 - Automatically manage properties (e.g., wire renaming gets done the same for flops as properties!)
 - Make properties highly visible and explicit
 - Formalizes many "hand waving" arguments (and finds quite a few bugs!)
 - Ensures property verification gets the same priority as design verification!
- Cons:
 - Sometimes very tedious to manage
 - E.g., forgetting to duplicate a property used in a replacement!
 - "Global" properties are difficult to use/move around
 - Difficult to deal with for backend tools
 - Properties will eventually "disappear" since they will not result in any transistors on the chip!

Pros with an IDV Methodology

Direct benefits:

- Bugs about to be introduced during the design process will be caught immediately
 - "Goofs" (e.g., cut-and-paste errors)
 - Design complexity bugs, e.g., performance artifacts (speculation, re-timing, power-down), testability, etc.
- No need to re-write the model to be "synthesis friendly" and (unintentionally) introduce bugs.

Indirect benefits:

- > HLM much smaller and simpler than today's RTL
 - Can be written and maintained by a few people
 - Allows significantly faster simulation (DV)
 - Is a much better target for formal property verification
- HLM much more stable
 - Can make emulation much more attractive
- Same HLM can be refined to different implementations with different tradeoffs
 - Ideal in a System-On-Chip design environment

Cons with an IDV Methodology

New role that require significant training and/or changed mindset:

- Designers don't know validation
- Validators don't know how to design
- Reacting to changes in the HLM can be tedious and require significant re-work
- Difficult to make use of "global" properties and don't cares.
- Truly high-level models require significant FV expertise to refine & verify to abstract RTL
- Danger of "video-game" design:
 - Making large number of refinements & transformations without really converging towards a viable design.
 - My record is ~210 transformations to get back to where I started!

Open Questions

. . .

- What is the right level of a High-Level Model?
 - It's not really a question of language (although a good/bad language can help/hinder abstraction)
 - How can a truly abstract model be used for other purposes than logic specification?
 - High-level models are needed for many non-logic purposes!
- What is the right refinement relation?
 - Tradeoff between flexibility and difficulty verifying.
- What is the best way of capturing "design intent" so that the process is captured, not only the end result.


Thank You!

Questions?



Example of High-Level Transformations

- Basic arithmetic facts: E.g., a+(b+c)=(a+b)+c.
- Verified through FEV for every size and stored in database



High Level Transformations

- Complex transformations: E.g., a*(b+c)=a*b+a*c
- Verified through a sequence of IDV transformations
- Sequence captured in reFLect program and result for every size stored in database

