

Treating Constraints as Components: An Experiment in User Control

Dr Carl Seger

Senior Principal Engineer

Intel Corporation


Nov. 10, 2011

Outline

- Background & Motivation
- Integrated Design and Verification System
- Property Handling in IDV
- Examples of Transformations using Properties
- Larger Design Example
- Conclusions & Future Work

Motivation

The Design Process at 10,000 ft





MAS: Micro-Architecture Specification


RTL: Register-Transfer Language

This is the theory...

In Practice...






Validation



How to: 1) check we captured what we wanted
2) check that we did not make a mistake along the way


What Needs to be Validated?

- Functionality
- Performance
- Power & Thermal
- Physical form
- Documentation
- Reliability
- Testing procedure
- ...




Logic Validation Brick Wall


Too many pre-Si bugs!




Bugs found too late




Simulation less efficient



Verification killing schedules



Validation is now limiting new features.





Without major breakthroughs, verification will be a non-scalable, show-stopping barrier to further progress in the semiconductor industry

Integrated Design & Verification

Two Classes of Bugs:

- **Specification** bugs
 - “What” is captured incorrectly
 - Unintended interactions
 - Deadlocks & Livelocks
- **Implementation** bugs
 - “How” is captured incorrectly
 - Incorrect optimization of algorithm
 - Misunderstanding of algorithm
 - Bug “fix” with unintended effects
- Note:
 - The more abstract the specification is, the more implementation bugs (and vice versa).
 - Anecdotal evidence indicate that the more abstract specification, the fewer total bugs



Real problem:


- How to go from:

```
ma15_0 = i32 ? ina_int[15:0] : (flt ? ina_float[15:0] : ina_int[15:0]);
mb15_0 = i32 ? inb2_i32[15:0] : (flt ? inb2_float[15:0] : inb2_i16[15:0]);

iprod0 = ma15_0 * mb15_0; // 16-bit lsb mult
// wire unsigned [32] iprod1 = (ma2 * mb002) +
//                               ((ma133 * mb202) + (ma2 * mb113)) * 9'h100 +
//                               (ma233 * mb231) * 17'h10000;


wire unsigned [16] iprod1_lower = (ma2 * mb002);
wire unsigned [17] iprod1_mid = (ma133 * mb202) + (ma2 * mb113);
wire unsigned [16] iprod1_upper = (ma233 * mb231);
iprod1 = iprod1_lower + iprod1_mid[16:0] * 9'h100 + iprod1_upper * 17'h10000;
```

- to:




- Quickly
- Correctly
- Meeting timing goals
- Meeting area goals
- Meeting power goals
- Meeting manufacturability goals
- ...

Today's Approach



A Different Approach: Integrated Design and Verification (IDV)




Design in IDV

- Since IDV bridges HLM to symbolic layout, design activities inside IDV occur at several levels:
- High-level algorithmic refinements, e.g.
 - change an algorithm from “simple to write and validate” to an algorithm that “can be implemented efficiently in silicon”
- Mid-level (implementation) refinements, e.g.
 - change an “a+b” component to an efficient (power/area/timing) gate implementation
- Low-level (physical) refinements, e.g.
 - placement directives, pre-routes, slope management by buffer insertions and/or mapping to different cells

High-Level Algorithmic Design

Example of Algorithmic Design

- Task: Split a chain of 9 49-bit adders into two chains; one for the higher bits and one for the lower bits



Step 1: Group adders

Integrated Design and Verification System

Design/Circuit Selection H23: mults H24: adder_tree

Back Forward Inward To end Quit View: Basic

Transformation: transf_2131 (#2132)

Operation	Comment
select all	f1_do_selection select_all
Group (qqq)	f1_fold_selected_one_inst qqq 0
Select net PEXLIF_SEL {} {{pprod_0_bprod_ext[48:0]} {} }	f1_set_selection
split wire into sum of subfields	USER_DEFINED

qqq

U2_const_and_carries[48:0] const and carries[48:0]

U2_pprod_0_bprod_ext[48:0] pprod 0 bprod_ext[48:0]

U2_pprod_1_bprod_ext[48:0] pprod 1 bprod_ext[48:0]

U2_pprod_2_bprod_ext[48:0] pprod 2 bprod_ext[48:0]

U2_pprod_3_bprod_ext[48:0] pprod 3 bprod_ext[48:0]

U2_pprod_4_bprod_ext[48:0] pprod 4 bprod_ext[48:0]

U2_pprod_5_bprod_ext[48:0] pprod 5 bprod_ext[48:0]

U2_pprod_6_bprod_ext[48:0] pprod 6 bprod_ext[48:0]


U2_pprod_7_bprod_ext[48:0] pprod 7 bprod_ext[48:0]

U2_pprod_8_bprod_ext[48:0] pprod 8 bprod_ext[48:0]

r[48:0] int_16x32_high[48:0]

Step 2: Insert high-low adder in each input wire

- Use FEV to verify e.g. that $a[48:0] = a[48:33] * 2^{33} + a[32:0]$



Step 3: Group high-low splitters

Integrated Design and Verification System

Design/Circuit Selection H23: mults H24: adder_tree

Back Forward Inward To end Quit View: Basic

Transformation: transf_2131 (#2132)

Operation	Comment
Select by name: {draw_split 1}	fl_select_all_named {{draw_split 1}}
Group (high)	fl_fold_selected_one_inst high 0
Select inst PEXLIF_SEL 3 0 {} {}	fl_set_selection
Unfold	fl_unfold_selected

low

high

adder_tree

22 Mar 2006 22:44 Page 1 of 1

Step 4: Unfold adders and using associativity transform, make tree into single left-spine of adders

The screenshot displays the Integrated Design and Verification System (IDV) interface. The title bar reads "IDV". The main window is titled "Integrated Design and Verification System" and includes buttons for "Global Preferences" and "Close GUI".


The "Design/Circuit Selection" pane shows "H23: mults" and "H24: adder_tree". Navigation buttons include "Back", "Forward", "Inward", "To end", and "Quit". The "View" is set to "Basic".

The transformation log for "transf_2131 (#2132)" is as follows:

Operation	Comment
Select inst PEXLIF_SEL 3 {} {}	fl_set_selection
Unfold	fl_unfold_selected
mk adders into left-spine	USER_DEFINED
Select PEXLIF_SEL {} {{U3_mid_ANON_0[48:0]} {mid_ANON_0[48:0]} {U8_mid_ANO	fl_set_selection


The bottom portion of the window shows a circuit diagram with a long horizontal spine of adders, connected by a network of lines and nodes.

Step 5: Use FEV to verify the small transformation (swap arguments):




Step 6: Let IDV repeatedly apply this transformation to yield*:

- Where green is high-bits, purple is low-bits and yellow is merge-addition



* Somewhat simplified. Some extra “guidance” is needed to create the desired result.


Step 7: Finally group the different pieces to get:




Mid-Level Design

Mid-Level Design in IDV


- Problem: Subtraction and negation in series!



Step 1: Make new design and FEV immediately against spec.



Step 2: Design one subtractor from adder and find-and-replace to find every occurrence



Step 3: Get a suitable adder candidate from library (speed, power, area, ...) and use find-and-replace again

The screenshot shows the Integrated Design and Verification System (IDV) interface. A 'Replace' dialog box is open, titled 'Choose replacement design'. The dialog lists several candidates for replacement:

- Kogge-Stone adder 308 ps -1 mW 931 mu^2 #5072
- Kogge-Stone adder 326 ps -1 mW 849 mu^2 #5075
- Kogge-Stone adder 419 ps -1 mW 501 mu^2 #5078
- Kogge-Stone adder 510 ps -1 mW 501 mu^2 #5081
- Kogge-Stone adder 582 ps -1 mW 491 mu^2 #5084
- (/home/cseger/Plot/multiplier/DB_mult_props) add_assoc_10 #91
- (/home/cseger/Plot/multiplier/DB_addition_properties) a+b == b+a

The dialog also includes options for 'Order' (Sort by Date), 'Matching' (Exact matching, Remove dangling outputs, Replace N, Sloppy), and a checkbox for 'Keep folded after replacement'. The 'Find and Replace' button is highlighted.

The background circuit diagram shows a partial implementation of an adder. It includes two 8-bit inputs labeled 'L2P_EXP_294564[8:0]' and 'L2P_EXP_294565[8:0]'. The circuit uses a red circle with a '+' sign to represent an adder. The output is connected to a shift register block labeled 'shiftby_lsb0_expdiff_[8]' and 'shiftby_lsb0_shift_full_[7:0]'. The diagram is divided into four quadrants labeled A, B, C, and D. A status bar at the bottom indicates 'Extracted' and '23 Mar 2006 00:31'.

Step 4: Use pocket-synthesis to implement remaining logic

The screenshot displays the 'Refinement Transform' dialog box in a design tool. The dialog is divided into several sections:

- Before:** Name field is empty. Buttons: View, Export.
- After:** Name field contains 'tmp_1068'. Buttons: View, Import, Visual Edit, Templates, Textual Edit.
- Synthesis:**
 - Export Filter: Standard
 - Import Filter: Standard
 - Mappers: lds_bdm, lds_bdm_w_choice, nomap
 - Scripts: alg-mfs-delay, ecs, mfs, algebraic, rugged, alg-abc-delay, alg-abc-area, abc-delay, abc-area
 - Buttons: Synthesize (highlighted in green), Interactive, Do Batch
- Verification:**
 - Engine: Scalar Simulation, Symbolic Simulation, SAT (checked), BDD, SEQVER
 - Options: Patterns: 1000, Saturation limit: 2, Backtrack limit: 2, Variable Order, Dynamic ordering, Clockname: clk, Time-out: 120
 - Verification options: Binary states (checked)
 - Status: ?
 - Buttons: State Relation, Case Split, Verify, Counter Ex.
- Transformation:** Name field contains 'transf_5087'. Button: Keep folded after replacement (checked). Buttons: Replace Once, Find and Replace, Repeatedly Find and Replace, Cancel.
- Error messages:** Empty.

The background shows a circuit diagram with components like 'L2P_EXP_294564[8:0]' and 'L2P_EXP_294565[8:0]' connected to a logic element.


Step 5: and run FEV on the result before using it inside IDV

The screenshot shows the 'Refinement Transform' dialog box in a software environment. The dialog is titled 'Refinement Transform' and has a 'Cancel' button in the top right corner. It is divided into several sections:


- Before:** A section for the original circuit, with a 'Name' field and 'View' and 'Export' buttons.
- After:** A section for the refined circuit, with a 'Name' field containing 'tmp_1068' and buttons for 'View', 'Import', 'Visual Edit', 'Templates', and 'Textual Edit'.
- Synthesis:** A section with tabs for 'LDS', 'LDS Options', 'PC', 'Don't Care', and 'Rewrites'. It includes 'Export Filter' and 'Import Filter' dropdowns, a 'Synth N' checkbox, and a 'Config p2p report' button. It also features lists for 'Mappers' (lds_bdm, lds_bdm_w_choice, nomap) and 'Scripts' (alg-mfs-delay, ecs, mfs, algebraic, rugged, alg-abc-delay, alg-abc-area, abc-delay, abc-area). A green 'Synthesize' button is prominent, along with 'Interactive' and 'Do Batch' buttons.
- Verification:** A section with an 'Engine' list (Scalar Simulation, Symbolic Simulation, SAT, BDD, SEQVER) and 'Verification options' (Binary states). It includes a 'Status' indicator showing a green 'Y' and buttons for 'State Relation', 'Case Split', 'Verify', and 'Counter Ex.'. The SAT section has 'Saturation limit' and 'Backtrack limit' set to 2.
- Transformation:** A section with a 'Name' field containing 'transf_5087' and a 'Keep folded after replacement' checkbox. It has buttons for 'Replace Once', 'Find and Replace', 'Repeatedly Find and Replace', and 'Cancel'.
- Error messages:** A section at the bottom with a yellow warning icon and the text 'Save this transformation and replace before with after circuit'.

The background shows a circuit diagram with components like 'L2P_EXP_294564[8:0]' and 'L2P_EXP_294565[8:0]'. Other windows like 'Integrated Design and V...', 'Global Preferences', and 'Comments' are also visible.

This yields



Step 6: Perform constant propagation yielding




Step 7: Size the cells based on timing/power/area requirements.

The screenshot displays the 'LR Sizer' window within the 'Integrated Design and Verifier' software. The window title is 'LR Sizer (attached to canvas_jdv_gui.notebook.nbframe.page39.f.c) (clock period 450 ps)'. The interface includes a menu bar with options like 'View TA', 'View BigTA', 'View Slopes', 'View Mu', 'View Histo', 'View Trajectory', 'Incremental', 'Backannotate', and 'Quit'. Below the menu is a 'Text' tab with sub-tabs for 'Slacks' and 'Area'. The main area contains a table with the following columns: Net/Pin, Dir, Slack, Arrival, Gate, Wire, Driving Instance, Input Pin, and Driving Cell.

Net/Pin	Dir	Slack	Arrival	Gate	Wire	Driving Instance	Input Pin	Driving Cell
shiftby_1sb0_shift_full[7]	F	-2.0				inst_27		
u1_a[2]	F	17.4	0.0	0.0				
b[2]	R	49.5	32.2	0.0	inst_13	a	inst_13	
inst_2/i_anon_7[0]	F	91.9	42.4	0.0	inst_2/inst_3	b	inst_2/inst_3	
inst_2/i_anon_6[0]	R	162.3	70.4	0.0	inst_2/inst_20	b	inst_2/inst_20	
inst_2/u1_t_anon_6[0]	F	218.8	56.5	0.0	inst_2/inst_31	c	inst_2/inst_31	
inst_2/u2_t_anon_2[0]	R	279.5	60.7	0.0	inst_2/inst_45	b	inst_2/inst_45	
inst_2/o_anon_2[0]	F	307.1	27.6	0.0	inst_2/inst_63	a	inst_2/inst_63	
z[8]	F	380.6	73.6	0.0	inst_2/inst_72	b	inst_2/inst_72	
abc_oobb128abc_ccbb	R	410.2	29.5	0.0	inst_43	b	inst_43	
shiftby_1sb0_shift_full[7]	F	452.0	41.8	0.0	inst_27	a	inst_27	
shiftby_1sb0_shift_full[5]	F	-0.2				inst_25		
shiftby_1sb0_shift_full[6]	F	0.0				inst_26		
shiftby_1sb0_shift_full[0]	R	3.2				inst_20		


Below the table is a circuit diagram showing various logic gates (inverters, NAND gates, OR gates) and their interconnections. The gates are labeled with instance names like 'inst_245', 'inst_246', 'inst_247', 'inst_248', 'inst_249', 'inst_250', 'inst_251', 'inst_252', 'inst_254', 'inst_255', 'inst_256', 'inst_257', 'inst_262', 'inst_265', 'inst_266', 'inst_267', 'inst_268', 'inst_269', 'inst_270', 'inst_271', 'inst_272', 'inst_273', 'inst_274', 'inst_275', 'inst_276', 'inst_277'. The diagram also shows input pins like 'LIP_DIP_2+64E8=0' and 'Kogge-Stone adder 413pg-1m/w/501mr/2'.

Step 8: After converging choose cells according to sizer and the mid-level design phase is over




Low-Level Physical Design


Low-level/Physical Design in IDV




Step 1: Split into bit-slices




Step 2: Select the private fanin-cone, i.e., logic feeding only this output



Step 3: Push into the single bit



Step 4: Design one bit slice (both mapping to cells & sizing)



Step 5: Start placing the cells

The screenshot displays the Integrated Design and Verification System (IDV) interface. The main window is titled "IDV" and "Integrated Design and Verification System". The interface includes a menu bar (File, Edit, View, Simulation, Selection, Structural Transformations, PV, SDP, Custom), a toolbar with various design tools (Label, Group, Ungroup, Replace, Synthesize, Synth/Remove wire, Retime fwd, Retime back, Duplicate, Merge, Pv Flow, Undo, Redo), and a status bar (Close, Flylines, None, Options, Commands, Col:27, Row:-1).

The central workspace is divided into two main areas:

- Logic Circuit Diagram:** A schematic diagram showing a network of logic gates. The gates are labeled with instance names: inst_94, inst_95, inst_90, inst_93, inst_96, inst_97, inst_98, inst_91, inst_99, and inst_92. The diagram is organized into columns labeled A, B, C, D, and E. The output of the circuit is labeled "inst_98".
- Timing Diagram:** A waveform viewer on the right side of the interface. It shows a signal with a green rectangular pulse and a red rectangular pulse. The signal name is "23_04x3_20 {0 0 72 1}". A mouse cursor is visible over the diagram.

At the bottom of the workspace, there is a table with the following content:

Extracted				
23 Mar 2006 01:06 Page 1 of 1				
A	B	C	D	E

Step 6: Finish placing the single bit-slice

The screenshot displays the Integrated Design and Verification System (IDV) interface. The main window shows a logic circuit diagram with several components labeled as instances (inst_04 through inst_92). The circuit is connected to inputs labeled L2P_EIP_94337, L2P_EIP_94339, and L2P_EIP_94341. The output is labeled vkiifky_bk_0_to_qlcvt_0. The diagram is divided into columns A, B, C, D, and E. A status bar at the bottom indicates "Extracted" and "Page 1 of 1".

On the right side, a waveform viewer displays a signal with a value of 20.48x3.20 (0 0 64 1). The waveform shows a series of green rectangular pulses.

The interface includes a menu bar with options like File, Edit, View, Simulation, Selection, Structural Transformations, PV, SDP, and Custom. A toolbar below the menu bar contains buttons for Label, Group, Ungroup, Replace, Synthesize, Synth/Remove wire, Retime fwd, Retime back, Duplicate, Merge, Pv Flow, Undo, and Redo. The top right corner has buttons for Global Preferences and Close GUI.


Step 7: Save transformation and use it in a find-and-replace operation

The screenshot displays the Integrated Design and Verification System (IDV) interface. The main window shows a circuit diagram with a highlighted area. A dialog box titled "Name pop transformation" is open, allowing the user to define a transformation. The dialog includes the following fields and options:

- Transform name: `transf_5088`
- Keep folded after replacement
- Buttons: Replace Once, Find and Replace, Repeatedly Find and Replace, Cancel

The background circuit diagram shows a slice with inputs `L2P_EIP_90337`, `L2P_EIP_90339`, `L2P_EIP_90341`, `486n_e0T1`, and `486n_e0T1`. The output is `486n_e0T1`. The diagram is labeled "Extracted" and includes a timestamp "23 Mar 2006 01:09" and "Page 1 of 1".

Step 8: Place the bit-slices according to output wire name and auto-place the decoder logic.



Property Handling in IDV


Properties

- Taking advantage of properties in the design process is often critical to reach a desired outcome
 - E.g., complex logic can be drastically simplified if some property is known to hold
- Two types of properties:
 - Assumptions
 - E.g., "these inputs will always be mutually exclusive"
 - Don't cares:
 - E.g., "the result will never be used if the valid bit is false"
- Properties are often treated as second class citizens
 - Managed in different languages, maintained differently, verified correct/valid only late in the design process, etc.
 - Many synthesis tools can only take advantage of "local" properties (if any!)
 - E.g., properties stated/proven several pipe stages away are rarely (ever?) visible/used by synthesis tools.


Assumptions in IDV

- Assumptions are treated exactly the same as hardware components.
 - An assumption is a finite state machine with some inputs and a “ok” signal.
 - Modeled as a combinational assertion together with some extra latches/flops and logic to create a checker.
 - Assumptions are visualized with the corresponding logic and can be transformed like other components, e.g., they can be:
 - Duplicated
 - Moved in the design hierarchy
 - Retimed either forward or backwards (usual restrictions)
 - Refinement verification both uses and verifies all properties in a spec/imp pair.
- Assumptions come from two main sources:
 - In the original HLM capturing the environment (input assumptions)
 - Implied from up-streams logic
- Assumptions can be added either manually or computed (semi-) automatically

Example



Select Logic Implying Property



Add a Property Manually

The image displays a software interface for circuit verification, divided into three main sections on the left and a large diagram area on the right.

- Implementation Section:** Contains tabs for HFL, RTL, LDS, and VEdit. Below the tabs, there is a "Template: Interface" dropdown, a "Create HFL" button, and an "HFL file: 12811/sv_Kq18017/Extracted.fl" field. Two green buttons, "Edit" and "Read HFL", are positioned below the file path.
- Verification Section:** Features a yellow "Settings" button and a yellow "Verify" button.
- Transformation Section:** Shows a "Name: transf_30" field and an "Apply" button.

The right side of the interface shows a circuit diagram with the following components and connections:

- Inputs:** Three 32-bit buses labeled `cnv`, `i1[31:0]`, and `i2[31:0]`.
- Logic:** The circuit includes several logic gates: two 3-input OR gates, two 3-input AND gates, and one 3-input XOR gate. The `cnv` input is connected to the top input of both OR gates and the top input of the XOR gate. The `i1[31:0]` and `i2[31:0]` inputs are connected to the bottom inputs of the OR gates and the bottom inputs of the AND gates.
- Outputs:** Two 32-bit buses labeled `t5[31:0]` and `t6[31:0]`.
- Property:** A green rectangular box labeled `never_high_simultaneously` is placed over the circuit, indicating a manually added property.

Verify the Validity of Property

Implementation

HFL | RTL | LDS | VEdit

Template: Interface

HFL file: 12811/sv_Kq18017/Extracted.fl

Verification


Transformation

Name: transf_30


The top diagram shows a circuit with three 32-bit inputs: `cnv`, `i1[31:0]`, and `i2[31:0]`. The circuit consists of several logic gates: two 32-bit AND gates, one 32-bit OR gate, and one 32-bit XOR gate. The outputs are two 32-bit signals, `t5[31:0]` and `t6[31:0]`.

The bottom diagram shows the same circuit as the top one. A green box labeled `never_high_simultaneously` is placed over the circuit, indicating the property being verified. The property is likely a constraint on the simultaneous high states of the outputs `t5` and `t6`.


Replace Originally Selected Logic With Same Logic + Property




Select Property and Click on “Duplicate Logic”




Now Select Property and Click on “Retime Forward”




Result




Now Select New Block and Repeat Complete Process




Result




Finally use Property to Drastically Simplify Design




Final Result



Automation Can Also be Used:




Automatically Computed Property



Where:




=




Care Properties

- Since IDV uses (qua)ternary logic in refinement verification, output cares are modeled using “tri-state drivers”
 - E.g., output is “X” when care condition is false.
 - As with properties, the basic care component is combinational. Extra circuit is used to create sequential care properties.
- Care properties have two major sources:
 - Initially in the HLM
 - Requires diligence to actually state them!
 - Implied by down-stream logic
 - Written by hand & verified or computed automatically using formal methods.
- Care properties can be added/moved/... like hardware components and the verify tool understands and checks correctness.


Circuit with Explicit Care



Combine Explicit Care with Implied Care (verified!)



Retime Care Backwards



Use Care to Introduce Clock Gating (Sequential FEV)

Implementation

HFL | RTL | LDS | VEdit



Template: Interface

HFL file: 30901/sv_ky18109/Extracted.fl


Verification

Transformation


Name: transf_54




Final Stage Clock Gated



Move Care Backwards Through Combinational Logic




Final Result



Realistic Examples

Integer Execution Unit in Core

- RTL: ~3,000 lines with focus on HOW
- HLM: ~300 lines with focus on WHAT
- Two implementations derived inside IDV
 1. To the existing implementation
 2. New version using a different algorithm and partitioning
 - New version 20% smaller than original version
- Both versions provably equal to HLM and thus HLM validation was shared.



Graphics Execution Unit

Graphics execution unit
HLM -> Placed cells
2k lines of code + 20 pages tables


HLM

```

ma0 = i32 ? ina_int[7:0] : (flt ? ina_float[7:0] : ina_int[7:0]);
mb0 = i32 ? inb2_i32[7:0] : (flt ? inb2_float[7:0] : inb2_i16[7:0]);
ma2 = i32 ? ina_int[23:16] : (flt ? ina_float[23:16] : ina_int[24:17]);
mb2 = i32 ? 0 : (flt ? inb2_float[23:16] : inb2_i16[23:16]); // kill this term
mb002 = i32 ? inb2_i32[7:0] : (flt ? inb2_float[7:0] : inb2_i16[23:16]);
mb202 = i32 ? inb2_i32[7:0] : (flt ? inb2_float[23:16] : inb2_i16[23:16]);
ma133 = i32 ? ina_int[31:24] : (flt ? ina_float[15:8] : ina_int[32:25]);
mb113 = i32 ? inb2_i32[15:8] : (flt ? inb2_float[15:8] : inb2_i16[31:24]);
ma233 = i32 ? ina_int[31:24] : (flt ? ina_float[23:16] : ina_int[32:25]);
mb231 = i32 ? inb2_i32[15:8] : (flt ? inb2_float[23:16] : inb2_i16[31:24]);

ma15_0 = i32 ? ina_int[15:0] : (flt ? ina_float[15:0] : ina_int[15:0]);
mb15_0 = i32 ? inb2_i32[15:0] : (flt ? inb2_float[15:0] : inb2_i16[15:0]);
    
```


High-level specification




Final placed result





~120,000 gates
Converged to meet timing
& area



Design and verification in IDV




New implementation algorithm ideas




Communication Link Between Interconnect and Cache in “Uncore”

Original input buffer
1 designer
12 FUBs
2 RF, 1 CAM EBB
In production flow for
more than 1 year


Top-level HLM Entry




Early Design: HLM to netlist



Final Design Sent to Router



Logic And Physical View



Bottom line: During 13 months of design effort, no HLM changes were needed because of implementation considerations.

Conclusions and Future Work

Experience in Handling Properties Like Hardware Components.

- Pros:
 - Automatically manage properties (e.g., wire renaming gets done the same for flops as properties!)
 - Make properties highly visible and explicit
 - Formalizes many “hand waving” arguments (and finds quite a few bugs!)
 - Ensures property verification gets the same priority as design verification!
- Cons:
 - Sometimes very tedious to manage
 - E.g., forgetting to duplicate a property used in a replacement!
 - “Global” properties are difficult to use/move around
 - Difficult to deal with for backend tools
 - Properties will eventually “disappear” since they will not result in any transistors on the chip!

Pros with an IDV Methodology

- Direct benefits:
 - Bugs about to be introduced during the design process will be caught immediately
 - "Goofs" (e.g., cut-and-paste errors)
 - Design complexity bugs, e.g., performance artifacts (speculation, re-timing, power-down), testability, etc.
 - No need to re-write the model to be “synthesis friendly” and (unintentionally) introduce bugs.
- Indirect benefits:
 - HLM much smaller and simpler than today's RTL
 - Can be written and maintained by a few people
 - Allows significantly faster simulation (DV)
 - Is a much better target for formal property verification
 - HLM much more stable
 - Can make emulation much more attractive
 - Same HLM can be refined to different implementations with different tradeoffs
 - Ideal in a System-On-Chip design environment

Cons with an IDV Methodology

- New role that require significant training and/or changed mindset:
 - Designers don't know validation
 - Validators don't know how to design
- Reacting to changes in the HLM can be tedious and require significant re-work
- Difficult to make use of “global” properties and don't cares.
- Truly high-level models require significant FV expertise to refine & verify to abstract RTL
- Danger of “video-game” design:
 - Making large number of refinements & transformations without really converging towards a viable design.
 - My record is ~210 transformations to get back to where I started!

Open Questions


- What is the right level of a High-Level Model?
 - It's not really a question of language (although a good/bad language can help/hinder abstraction)
 - How can a truly abstract model be used for other purposes than logic specification?
 - High-level models are needed for many non-logic purposes!
- What is the right refinement relation?
 - Tradeoff between flexibility and difficulty verifying.
- What is the best way of capturing “design intent” so that the process is captured, not only the end result.
- ...

Thank You!

Questions?


Example of High-Level Transformations

- Basic arithmetic facts: E.g., $a+(b+c)=(a+b)+c$.
- Verified through FEV for every size and stored in database



High Level Transformations

- Complex transformations: E.g., $a*(b+c)=a*b+a*c$
- Verified through a sequence of IDV transformations
- Sequence captured in reFLect program and result for every size stored in database



The screenshot shows the Integrated Design and Verification System (IDV) interface. The "View Transformation:" window displays a list of transformations, with "mul_distribute18 (#189)" selected. The details of this transformation are shown in the "details of 'mul_distribute18'" window, listing various operations such as "replace", "group many", "set selection", and "duplicate".

Operation	Comment	FLFunc
replace		fl_replay_just_string (replace with label "Mul" with transf 177, no dangling)
group many	CktMatch label: fl_replay_just_string (group_many [(Mul,[69, 67]), (Mul,[65, 63]), (Mul,[61, 59]),	
set selection		fl_set_selection
replace N		fl_replay_just_string (replace each one in [1,2,...17] with transf 178)
duplicate		fl_replay_just_string (duplicate with label "~Add\$")
group many	CktMatch label: fl_replay_just_string (group_many [(CktMatch,[2, 1]),], with dangling)	
set selection		fl_set_selection
replace N		fl_replay_just_string (replace each one in [1] with transf 179)
group many	CktMatch label: fl_replay_just_string (group_many [(CktMatch,[9, 86, 80]), (CktMatch,[85, 33, 3	
set selection		fl_set_selection
replace N		fl_replay_just_string (replace each one in [1,2,...18] with transf 180)
duplicate		fl_replay_just_string (duplicate with label "Const\$")
clean_top_fubs		fl_replay_just_string (remove unused top fubs)
set selection		fl_set_selection
replace		fl_replay_just_string (replace [23, 24, 31] with transf 181, no dangling)
set selection		fl_set_selection
replace		fl_replay_just_string (replace [29, 36, 143] with transf 181, no dangling)
set selection		fl_set_selection